USN

M.Tech. Degree Examination, June/July 2013 Low Power VLSI Design

Time: 3 hrs. Max. Marks:100

Note: Answer any FIVE full questions.

- Explain the needs for low power VLSI chips. (06 Marks) What are the basic principles of low power VLSI design? (06 Marks) With usual notations show that dynamic power dissipation in an inverter is given by, $P_d = C_1 V^2 f.$ (08 Marks) 2 Draw the energy band diagram of an unbiased MIS diode. On what factors threshold voltage (V_T) depends? Use relevant expressions. (10 Marks) Explain inverter sizing problem and determine the optimal size of inverter chain driving a heavy load. (10 Marks) Explain the advantages and limitations of SPICE power analysis method. 3 (05 Marks) Explain dual bit type signal model for DSP systems. How an adder (2 input - 1 output) module is characterized? (08 Marks) Explain Monte-Carlo simulation. Derive an expression for number of samples to stop simulation. (07 Marks) Derive an expression for conditional probability and frequency. (10 Marks) Define signal entropy. Explain power estimation of combinational logic using entropy analysis. (10 Marks) Explain the concept of precomputation logic with an example. (10 Marks) Explain single driver versus distributed buffers. (10 Marks) With the help of relevant diagram and equations, explain the concept bus invert encoding. 6 a. (10 Marks) Draw the circuit diagrams of, i) C²MOS ii) TSPC iii) Non precharged TSPC and hence compare power dissipation of them. (10 Marks)
 - 7 a. Discuss sources of power dissipation in DRAM and SRAM. (10 Marks)
 b. Explain chip and package co-design of clock networks with relevant block diagrams.
 - (10 Marks)
 - 8 a. Explain power estimation, analysis and optimization techniques at algorithm/architectural level for a vector quantization design. (10 Marks)
 - b. Write short notes on: i) 8-bit Wallace multiplier.
 - ii) Low power bus. (10 Marks)

* * * * *